As a Static Timing Analysis Engineer at Apple in San Diego, you'll play a crucial role in ensuring the timing integrity of innovative SoC designs. Your primary responsibilities will include overseeing full chip and block level timing closure, generating timing constraints, and collaborating with various teams to address intricate timing issues. A strong background in ASIC design and expertise in timing analysis tools are essential for success in this role.