The Senior DSP/FPGA Engineer I position at CesiumAstro involves researching and designing efficient DSP algorithms for aerospace communication systems. The role requires expertise in MATLAB or Python for algorithmic modelling and VHDL for hardware implementation. Candidates should possess a Bachelor’s degree and over four years of relevant experience, alongside strong communication and teamwork skills.