The Senior DSP/FPGA Engineer I at CesiumAstro will be tasked with designing and implementing advanced DSP algorithms for communication systems. This role involves researching and developing efficient hardware realizable algorithms, creating models for testing, and ensuring accurate documentation of the design process. Candidates should have a strong background in Communications Theory and extensive experience with MATLAB, Python, and VHDL.