The Senior DSP/FPGA Engineer I role at CesiumAstro involves designing and developing innovative DSP algorithms for advanced communication systems used in aerospace applications. Key responsibilities include creating efficient algorithms, developing test models, and ensuring robust VHDL implementations. Candidates should possess a Bachelor’s degree and over four years of experience, along with strong skills in Communications Theory, algorithmic modelling, and VHDL.